

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization  
International Bureau



(43) International Publication Date  
25 January 2001 (25.01.2001)

PCT

(10) International Publication Number  
**WO 01/06547 A1**

(51) International Patent Classification<sup>7</sup>: H01L 21/02, 23/532, 27/06, 21/768, H01C 7/00, 17/075

(21) International Application Number: PCT/US00/19010

(22) International Filing Date: 13 July 2000 (13.07.2000)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:  
60/143,691 14 July 1999 (14.07.1999) US

(71) Applicant: LUCENT TECHNOLOGIES INC.  
[US/US]; 600 Mountain Avenue, Murray Hill, NJ  
07974-0636 (US).

(72) Inventors: HUTTEMANN, Robert, D.; 5583 Princeton  
Road, Macungie, PA 18062 (US). TEREFEENKO, George,  
J.; Rd. #4, Box 4572, Mohnton, PA 19540 (US).

(74) Agent: FRANCOS, William; Lucent Technologies Inc.,  
P.O. Box 679, Holmdel, NJ 07733-3030 (US).

(81) Designated States (*national*): AE, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CR, CU, CZ, DE, DK, DM, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZW.


(84) Designated States (*regional*): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).

Published:

- With international search report.
- Before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments.

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: A THIN FILM RESISTOR DEVICE AND A METHOD OF MANUFACTURE THEREFOR



(57) Abstract: The present invention provides a thin film resistor and method of manufacture therefor. The thin film resistor comprises a resistive layer located on a first dielectric layer, first and second contact pads located on the resistive layer, and a second dielectric layer located over the resistive layer and the first and second contact pads. In an illustrative embodiment, the thin film resistor further includes a first interconnect that contacts the first contact pad and a second interconnect that contacts the second contact pad.



WO 01/06547 A1

-1-

**A THIN FILM RESISTOR DEVICE AND A METHOD OF MANUFACTURE  
THEREFOR**

**CROSS-REFERENCE TO PROVISIONAL APPLICATION**

This application claims the benefit of U.S.  
5 Provisional Application No. 60/143,691 entitled "BURIED IN  
GLASS SILICON TANTALUM INTEGRATED CIRCUITS (BIG STIC)," to  
Robert D. Huttemann, et al., filed on July 14, 1999, which  
is commonly assigned with the present invention and  
incorporated herein by reference as if reproduced herein in  
10 its entirety.

**TECHNICAL FIELD OF THE INVENTION**

The present invention is directed, in general, to  
integrated circuits and, more specifically, to buried thin  
film resistors, and a method of manufacture therefor.

**15 BACKGROUND OF THE INVENTION**

The semiconductor manufacturing industry is  
continually striving to manufacture smaller, faster and  
more reliable semiconductor devices. At the present time,  
hybrid integrated circuits are used in a number of  
20 application requiring precision circuit operation. Such  
circuits are typically fabricated by forming thin film  
resistors, interconnect metals, and bonding pads on an  
insulating substrate. Presently resistors are typically  
defined by a layer of tantalum nitride. In such instances,

-2-

gold and similar interconnect materials have been used to form the interconnects to these resistors. However, fabrication of these resistors may be problematic.

For example, in its efforts to develop smaller, faster and more reliable semiconductor devices, the semiconductor manufacturing industry has looked for other interconnect structures than those based on gold. For instance, aluminum interconnects have been seen as viable, faster and more reliable alternatives.

10 The incorporation of thin film resistors into present day integrated circuits poses a substantial problem because of the extensive use of aluminum as the choice interconnect material. The major problem of incorporating a thin film resistor into an integrated circuit employing aluminum  
15 interconnects lies in the incompatibility of the material from which the thin film resistor is made with the etching chemistry used to form the aluminum interconnects. More specifically, the etching chemistry can attack the resistor material and either destroy the resistor altogether or  
20 significantly degrade the resistor's reliability. For example, traditional thin film resistor devices are not compatible with chemistries including hydrogen chloride, hydrogen fluoride or other fluorine containing chemicals, oxygen plasma, some photoresist strippers and many more  
25 similar chemistries. As is well known, aluminum is often patterned using a dry plasma etch, which negatively affects the thin film resistor device. Thus, without specifically constructing semiconductor manufacturing tools compatible with gold interconnects or redesigning the traditional thin  
30 film resistor devices, reliability problems will continue to exist when trying to incorporate a thin film resistor into an integrated circuit formed with aluminum interconnects.

Accordingly, what is needed in the art is a thin film

-3-

resistor device that is adapted to accept the change from gold and copper interconnects to aluminum interconnects, and does not experience the reliability issues experienced when combining the prior art thin film resistors and  
5 aluminum interconnect structures.

## SUMMARY OF THE INVENTION

In an illustrative embodiment a thin film resistor comprises a resistive layer located on a first dielectric layer, first and second contact pads located on the resistive layer, and a second dielectric layer located over the resistive layer and the first and second contact pads. In an illustrative embodiment, the thin film resistor further includes a first interconnect that contacts the first contact pad and a second interconnect that contacts the second contact pad.

Provided in another aspect of the present invention is a method of manufacturing the thin film resistor device. The method in an illustrative embodiment includes: (1) forming a resistive layer on a first dielectric layer, (2) forming first and second contact pads on the resistive layer, and (3) forming a second dielectric layer over the resistive layer and the first and second contact pads.

The foregoing has outlined, rather broadly, preferred and alternative features of the present invention so that those skilled in the art may better understand the detailed description of the invention that follows. Additional features of the invention will be described hereinafter that form the subject of the claims of the invention. Those skilled in the art should appreciate that they can readily use the disclosed conception and specific embodiment as a basis for designing or modifying other structures for carrying out the same purposes of the present invention. Those skilled in the art should also realize that such equivalent constructions do not depart from the spirit and scope of the invention in its broadest form.

**BRIEF DESCRIPTION OF THE DRAWINGS**

The invention is best understood from the following detailed description when read with the accompanying FIGURES. It is emphasized that in accordance  
5 with the standard practice in the semiconductor industry, various features are not drawn to scale. In fact, the dimensions of the various features may be arbitrarily increased or reduced for clarity of discussion. Reference is now made to the following descriptions taken in  
10 conjunction with the accompanying drawings, in which:

FIGURE 1 illustrates one embodiment of a completed thin film resistor device as covered by the present invention;

FIGURE 2 illustrates the formation of an interconnect  
15 metallization structure layer over a substrate;

FIGURE 3 illustrates the formation of interconnect metallization structures;

FIGURE 4 illustrates the formation of a conformal dielectric layer over the interconnect metallization  
20 structures and substrate;

FIGURE 5 illustrates the formation of a thin layer of dielectric material over the conformal dielectric layer;

FIGURE 6 illustrates the planarization of the thin layer of dielectric layer and the conformal dielectric  
25 layer;

FIGURE 7 illustrates the partially completed thin film resistor device illustrated in FIGURE 6, after the formation of a first dielectric layer;

FIGURE 8 illustrates the formation of a resistive  
30 material layer;

FIGURE 9 illustrates the partially completed thin film resistor device illustrated in FIGURE 8, after formation of a contact pad layer;

FIGURE 10 illustrates the formation of a first contact pad and a second contact pad on the resistive material layer;

FIGURE 11 illustrates the etching of the resistive  
5 material layer;

FIGURE 12 illustrates a conformal deposition of a second dielectric layer over the first contact pad, the second contact pad, the resistive layer and the first dielectric layer;

10 FIGURE 13 illustrates the formation of contact pad vias or windows, and interconnect metallization structure vias or windows;

FIGURE 14 illustrates the formation of a blanket metal layer within the contact pad vias and interconnect  
15 metallization structure vias, and over the second dielectric layer;

FIGURE 15 illustrates the patterning and etching of the blanket metal layer, resulting with a first interconnect and a second interconnect; and

20 FIGURE 16 illustrates an integrated circuit, which is one embodiment where the present invention may be used.

**DETAILED DESCRIPTION**

Referring initially to FIGURE 1, illustrated is an exemplary embodiment of a completed thin film resistor device 100, which may be manufactured according to the method described below. In the illustrative embodiment shown in FIGURE 1, the thin film resistor device 100 contains interconnect metallization structures 110, formed on a substrate 120. The substrate 120 may be any layer in a semiconductor device, including a layer located at wafer level or a layer located above wafer level. In an illustrative embodiment, the substrate may be an interlevel dielectric layer formed over traditional transistor devices. Also located on the substrate 120, separating the metallization structures 110, is an interconnect metallization structure layer 130.

The completed thin film resistor device 100 also contains a first dielectric layer 140 formed over the interconnect metallization structure layer 130 and interconnect metallization structures 110. The first dielectric layer 140, may be further located between the interconnect metallization structures 110 and a resistive layer 150. The resistive layer 150 forms an integral part of the completed thin film resistor device 100. The resistive layer 150 has a first contact pad 160 and second contact pad 165 located thereon. As illustrated, the first and second contact pads 160, 165, may be located on opposing ends of the resistive layer 150. Moreover, the contact pads 160, 165, in an exemplary embodiment, comprise a stack of one or more metals.

Located on the resistive layer 150 and a portion of the contact pads 160, 165, may be a second dielectric layer 170. The second dielectric layer 170 may comprise a similar material to the first dielectric layer 140 and



furthermore allows the completed thin film resistor device 100 to be used with aluminum interconnects. Also illustrated in FIGURE 1 is a first interconnect 180 that contacts the first contact pad 160, and a second  
5 interconnect 190 that contacts the second contact pad 165.

The completed thin film resistor device 100, as illustrated in FIGURE 1, allows for the integration of such thin film resistors with aluminum interconnects, which are currently widely used in today's technology. More  
10 specifically, the presence of the second dielectric layer 170, formed prior to formation of the first and second interconnects 180, 190, and vias for the first and second interconnects 180, 190, prevents the etch processes associated with the interconnects 180, 190, and vias, from  
15 damaging the resistive layer 150. Moreover, the completed thin film resistor device 100 can be easily manufactured using current manufacturing tools while retaining the same resistor reliability as exhibited in prior art resistors, may be laser trimmable like the prior art resistors and may  
20 be generally invisible to the consumer, i.e., no changes to the consumer end tailoring process are required.

Turning to FIGURES 2-15, with continued reference to FIGURE 1, illustrated are detailed manufacturing steps instructing how one might, in an exemplary embodiment,  
25 manufacture the completed thin film resistor device 100 depicted in FIGURE 1. Turning initially to FIGURE 2, illustrated is a partially completed thin film resistor device 200 after the deposition of an interconnect metallization structure layer 220 over a substrate 210. As  
30 mentioned above, in a preferred embodiment, the substrate 210 may be the lowest interlevel dielectric layer located over a transistor device, and in an exemplary embodiment is silicon oxy-nitride. The interconnect metallization

structure layer 220 may be conventionally formed. For example, a physical vapor deposition (PVD) process, chemical vapor deposition (CVD) process or other similar deposition process, may be used to form the interconnect metallization structure layer 220. In a preferred embodiment associated with the present invention, the interconnect metallization structure layer 220 is an aluminum layer. However, one skilled in the art knows that other materials could comprise the interconnect metallization structure layer 220.

Following its deposition, the interconnect metallization structure layer 220 is conventionally patterned, using photoresist portions 310, as illustrated in FIGURE 3. After formation of the photoresist portions 310, the unprotected interconnect metallization structure layer 220 is subjected to a traditional metal etch. In one exemplary embodiment, a dry plasma etch may be used to remove the unprotected interconnect metallization structure layer 220 (FIGURE 2); however other similar etch processes could be used to remove the unprotected interconnect layer 220, if compatible with the design of the device. After completion of the etch, the photoresist is removed, resulting in interconnect metallization structures 320. As will be discussed in more detail in the last figure, the interconnect metallization structures 320, in a preferred embodiment, may contact transistor devices of a completed integrated circuit.

Turning to FIGURE 4, illustrated is the formation of a dielectric layer 410 over the interconnect metallization structures 320 and substrate 210. Typically, the dielectric layer 410 is conformally deposited using a traditional plasma enhanced chemical vapor deposition (PECVD) process, resulting in the dielectric layer 410 shown. In one illustrative embodiment of the invention,

-10-

the dielectric layer 410 is a silicon oxy-nitride dielectric layer and may be deposited to a thickness greater than the thickness of the interconnect metallization structures 320. One having skill in the art  
5 knows that the deposition process is not limited to a PECVD process and that other deposition processes within the scope of the present invention could be used. In general, the substrate upon which the completed thin film resistor 100 (FIGURE 1) is formed should be substantially planar.  
10 Thus, as illustrated in FIGURE 5, a thin layer of dielectric material 510, for example spin on glass (SOG) in a preferred embodiment, may be conventionally deposited over the conformal dielectric layer 410.

After formation of the thin layer of dielectric  
15 material 510 over the dielectric layer 410, a conventional chemical mechanical planarization (CMP) process, or other similar process, can be used to smooth the thin layer of dielectric material 510 and dielectric layer 410, resulting in the partially completed thin film resistor device 200 as  
20 illustrated in FIGURE 6. Care should be taken during the smoothing process to assure that the interconnect metallization structures 320 have a thin layer of the dielectric layer 410 remaining over them, while at the same time assuring that no dielectric material 510 remains on  
25 the interconnect metallization structures 320. As illustrated, the surface of the partially completed thin film resistor device 200 illustrated in FIGURE 6, is substantially smooth.

Turning to FIGURE 7, illustrated is the partially  
30 completed thin film resistor device 200 illustrated in FIGURE 6, after the formation of a first dielectric layer 710. The first dielectric layer 710, in an exemplary embodiment, may be deposited to prevent any exposed portions of the thin layer of dielectric material 510,

-11-

especially SOG, from contacting a resistive layer, formed in FIGURE 8. In an illustrative embodiment, the first dielectric layer 710 has a thickness similar to that of the as deposited dielectric layer 410, for example a thickness of about 1200 nm.

Turning to FIGURE 8, illustrated is the formation of a resistive material layer 810. The resistive material layer 810, in an exemplary embodiment, is a tantalum nitride ( $Ta_2N$ ) resistive layer having a thickness ranging from about 20 nm to about 80 nm. However, nickel chromium (NiCr) or other similar resistive materials may be used. Typically, the resistive material layer 810 may be formed using a sputtering process. The sputtering process may be performed using a tantalum target sputtered in the presence of nitrogen gas and argon gas. However, one having skill in the art knows that the resistive material layer 810 may be formed using other processes known to those skilled in the art. In the exemplary embodiment where the tantalum nitride resistive layer is formed, the tantalum nitride resistive layer may be slightly under nitrided. In such embodiments, the nitrogen concentration may range from about 23 atomic percent to about 26 atomic percent. Moreover, the tantalum nitride resistive layer, in an illustrative embodiment, may have a tetragonal crystal structure. Even though specifics have been given with respect to the tantalum nitride resistive layer, one having skill in the art understands that the resistive layer 810 is not limited to a tantalum nitride resistive layer, and that other materials, such as those listed above, could comprise the resistive material layer 810.

Prior to forming the resistive material layer 810, in an exemplary embodiment, the surface of the first dielectric layer 710 may be subjected to a wet chemical clean comprising  $NH_4OH/H_2O_2$ , followed by a plasma oxidation

-12-

for about 60 minutes at 300 watts. In the same exemplary embodiment, the plasma oxidation may be followed by a second wet clean chemistry similar to that used for the first wet chemical clean. One skilled in the art knows  
5 that the process of cleaning and plasma oxidizing the first dielectric layer 710, is only an exemplary embodiment and is not required.

Turning to FIGURE 9, illustrated is the partially completed thin film resistor device 200 illustrated in  
10 FIGURE 8, after formation of a contact pad layer 910. The contact pad layer 910, in an illustrative embodiment, is a stack layer comprising a titanium layer 920 and a platinum layer 930. However, in a more illustrative embodiment, the contact pad layer 910 comprises a titanium  
15 layer having a thickness of about 100 nm, a titanium nitride layer having a thickness of about 7.5 nm and a platinum layer having a thickness of about 200 nm. The contact pad layer 910 may be formed using conventional PVD or other similar processes. Prior to forming the contact  
20 pad layer 910, in an optional illustrative embodiment, a nitric-sulfuric clean of the resistive layer 810 could be conducted at about 85°C for 10 minutes.

After completion of the contact pad layer 910, a layer of photoresist may be deposited, patterned and developed  
25 resulting in photoresist portions 1010, illustrated in FIGURE 10. After formation of the photoresist portions 1010 over an area where the contact pad layer 910 is to remain, the partially completed thin film resistor device 200 may be subjected to an etching process, resulting in  
30 the first contact pad 1020 and second contact pad 1030, located on the resistive material layer 810. As discussed in more detail below, the first and second contact pads 1020, 1030, should have a width about 3000 nm wider than the via that contacts them.

In an exemplary embodiment, portions of the platinum layer 930 and the titanium layer 920 are removed using separate etchant mixtures from one another. For example, the platinum layer 930 may be etched in aqua regia, i.e.,  
5 a 4:3:1 solution of water, hydrochloric acid and nitric acid, for about 8 minutes at about 75°C, and the titanium layer 920 may be etched in a solution of sulfuric acid, for about 2.5 minutes at about 125°C. It should be noted that separate etching steps are not required, and a single  
10 etching step could be used if it were consistent with the design of the device. If the titanium nitride layer were used, as discussed above, it would also need to be etched using a similar process to the platinum layer 930 and titanium layer 920. In the illustrative embodiment, after  
15 completing the etch of the platinum layer 930 and titanium layer 920, the photoresist portions 1010 should be removed.

Turning to FIGURE 11, illustrated is the etching of the resistive material layer 810 (FIGURE 8). To etch the resistive material layer 810, initially a layer of  
20 photoresist may be deposited, patterned within the bounds of the contact pads 1020, 1030 for the purpose of self alignment, and developed leaving photoresist portions 1110 to protect a portion of the resistive material layer 810. In the completed device, the resistive material layer 810  
25 will comprise the thin film resistor. After formation of the photoresist portion 1110, the partially completed thin film resistor device 200 may be subjected to an etch process. In an exemplary embodiment the etch may be conducted by placing the partially completed thin film  
30 resistor device 200 within a plasma etcher, for example a Matrix 303 downstream etcher, and removing those areas not protected by the photoresist portion 1110 or the contact pads 1020, 1030, resulting in a resistive layer 1120.

After completion of the resistive layer 1120, in an

illustrative embodiment, the partially completed thin film resistor device 200, may undergo a stabilization process. For example, the resistive layer 1120 may be subjected to a temperature of about 325°C for about 16 hours in air, for  
5 a grain boundary stuffing with oxygen. This, in an exemplary embodiment, converts about 5 nm to about 10 nm of the tantalum nitride to tantalum pentoxide ( $Ta_2O_5$ ). One having skill in the art understands that this may be only an optional step, and is not required for the completed  
10 thin film resistor device 100 (FIGURE 1) to functionally operate.

Turning to FIGURE 12, illustrated is a conformal deposition of a second dielectric layer 1210 over the first contact pad 1020, the second contact pad 1030, the  
15 resistive layer 1120 and the first dielectric layer 710. The second dielectric layer 1210 may comprise a similar material to the first dielectric layer 710, for example silicon oxy-nitride. Moreover, the second dielectric layer 1210 may have a thickness ranging from about 240 nm to  
20 about 600 nm and may be deposited using a conventional CVD or other similar process. The second dielectric layer 1210 substantially isolates the resistive layer 1120 from subsequent processing steps, for example the chemistries used for the formation of vias and interconnects.

25 Turning to FIGURE 13, illustrated is the formation of contact pad vias or windows 1310 and interconnect metallization structure vias or windows 1320. In the illustrative embodiment, the contact pad vias 1310 are formed over and down to the first contact pad 1020 and  
30 second contact pad 1030, and the interconnect metallization structure vias 1320 are formed over and down to the interconnect metallization structures 320. In an exemplary embodiment, the contact pad vias 1310 and the interconnect metallization structure vias 1320 are formed

-15-

simultaneously. However, the vias 1310, 1320, have different depths, and as such, pose a problem with the contact pad vias 1310 wallering out while the interconnect metallization structure vias 1320 continue to be formed.

5 In an exemplary embodiment, determined by the width of the contact pad vias 1310, the first and second contact pads 1020, 1030 should have a width about 3000 nm wider than the contact pad vias 1310. As a result, the contact pad vias 1310, even if wallered out, will remain over the first and  
10 second contact pads 1020, 1030.

Turning to FIGURE 14, illustrated is the formation of a blanket metal layer 1410 within the contact pad vias 1310 and interconnect metallization structure vias 1320, and over the second dielectric layer 1210. The blanket metal  
15 layer 1410 may be typically formed using a traditional PVD or CVD process, but other similar processes are within the scope of the present invention. The blanket metal layer 1410 in an exemplary embodiment may be an aluminum layer, however, in an alternative exemplary embodiment the blanket  
20 metal layer 1410 may be a titanium/titanium nitride/aluminum/titanium nitride stack. One having skill in the art knows that aluminum and its alloys are currently an interconnect metal of choice, nonetheless, other interconnect metals are also within the scope of the  
25 present invention.

Turning to FIGURE 15, illustrated is the patterning and etching of the blanket metal layer 1410, resulting with a first interconnect 1510 and a second interconnect 1520. To form the first interconnect 1510 and second interconnect  
30 1520, a layer of photoresist may be deposited, patterned and developed leaving photoresist portions 1530 protecting areas of the blanket metal layer 1410 that is desired to remain. The unprotected areas are then subjected to a traditional metal etch, resulting in the first interconnect



-16-

1510 and the second interconnect 1520. It is this traditional metal etch that the resistive layer 1120 should not come into contact with. In the illustrative embodiment the first interconnect 1510 contacts the first contact pad 1020 and one interconnect metallization structure 320, and the second interconnect 1520 contacts the second contact pad 1030 and the other interconnect metallization structure 320. After completion of the interconnects 1510, 1520, the photoresist portion 1530 may be removed, resulting in the completed thin film resistor device 100, illustrated in FIGURE 1.

Turning now to FIGURE 16, there is illustrated an integrated circuit 1600, which may be one embodiment with which the present invention may be used. The integrated circuit 1600 may include complementary metal oxide semiconductor (CMOS) devices, bipolar devices, bipolar CMOS (BiCMOS) devices or any other type of similar device. Also shown in FIGURE 16, are components of the conventional integrated circuit 1600, including: a transistor 1610, a semiconductor wafer substrate 1620, a source region 1630, a drain region 1640, and a dielectric layer 1650. Moreover, the integrated circuit 1600 contains the thin film transistor device 100, including: the interconnect metallization structures 110, the first dielectric layer 140, the resistive layer 150, the first and second contact pads 160, 165, the second dielectric layer 170 and the first and second interconnects 180, 190. The interconnect structures 110, 180, 190, located within the dielectric layers 1650, 140, 170, electrically connect the transistors 1610 and the thin film resistor device 100 to form the integrated circuit 1600. As is known to those who are skilled in the art, each level of the integrated circuit 500 may be sequentially formed to the designed number of levels of the integrated circuit 1600. The present

invention is not limited to the number of interconnect or dielectric levels shown, nor is the invention limited to the location of the thin film resistor device 100 within the integrated circuit 1600.

- 5        Although the present invention has been described in detail, those skilled in the art should understand that they can make various changes, substitutions and alterations herein without departing from the spirit and scope of the invention in its broadest form.

## WHAT IS CLAIMED IS:

1. A thin film resistor device, comprising:  
a resistive layer located on a first dielectric layer;  
first and second contact pads located on the resistive  
5 layer; and  
a second dielectric layer located over the resistive  
layer and the first and second contact pads.
2. The thin film resistor as recited in Claim 1  
further including a first interconnect that contacts the  
10 first contact pad and a second interconnect that contacts  
the second contact pad.
3. The thin film resistor as recited in Claim 2  
further including interconnect metallization structures  
wherein the first dielectric layer is located between the  
15 interconnect metallization structure and the resistive  
layer.
4. The thin film resistor as recited in Claim 3  
wherein each of the first and second interconnects contact  
an interconnect metallization structure.
- 20 5. The thin film resistor as recited in Claim 2  
wherein the first and second contact pads each have a  
width that is about 3000 nm greater than a width of at  
least one of the first and second interconnects.
6. The thin film resistor as recited in Claim 2  
25 wherein the first and second interconnects comprise  
aluminum.

-19-

7. The thin film resistor as recited in Claim 6 wherein the first and second interconnects comprise a titanium/titanium nitride/aluminum/titanium nitride stack.

8. The thin film resistor as recited in Claim 1 wherein the resistive layer includes tantalum nitride.

9. The thin film resistor as recited in Claim 8 wherein the resistive layer further includes tantalum pentoxide.

10. The thin film resistor as recited in Claim 1 wherein the first and second contact pads comprise a titanium/platinum stack.

11. The thin film resistor as recited in Claim 7 wherein the titanium/platinum stack includes titanium nitride located there between.

12. The thin film resistor as recited in Claim 1 wherein the resistive layer has a thickness ranging from about 20 nm to about 80 nm.

13. A method of fabricating a thin film resistor device, comprising:

forming a resistive layer on a first dielectric layer; forming first and second contact pads on the resistive layer; and

forming a second dielectric layer over the resistive layer and the first and second contact pads.

14. The method as recited in Claim 13 further including forming a first interconnect that contacts the first contact pad and forming a second interconnect that

-20-

contacts the second contact pad.

15. The method as recited in Claim 14 further including forming interconnect metallization structures wherein the first dielectric layer is formed between the  
5 interconnect metallization structure and the resistive layer.

16. The method as recited in Claim 15 wherein forming the first and second interconnects includes forming the first and second interconnects contacting the interconnect  
10 metallization structure.

17. The method as recited in Claim 14 wherein forming first and second contact pads includes forming first and second contact pads each have a width that is about 3000 nm greater than a width of at least one of the first and  
15 second interconnects.

18. The method as recited in Claim 14 wherein forming the first and second interconnects includes forming first and second aluminum interconnects.

19. The method as recited in Claim 18 wherein forming  
20 first and second aluminum interconnects includes forming first and second aluminum interconnects comprising a titanium/titanium nitride/ aluminum/titanium nitride stack.

20. The method as recited in Claim 13 wherein forming a resistive layer includes forming a tantalum nitride  
25 resistive layer.

21. The method as recited in Claim 20 wherein forming a resistive layer further includes forming a tantalum

-21-

pentoxide layer.

22. The method as recited in Claim 13 wherein forming first and second contact pads includes forming first and second contact pads comprising a titanium/platinum stack.

5        23. The method as recited in Claim 22 wherein forming first and second contact pads comprising a titanium/platinum stack includes forming first and second contact pads comprising a titanium/titanium nitride/platinum stack.

10       24. The method as recited in Claim 13 wherein forming a resistive layer includes forming a resistive layer having a thickness ranging from about 20 nm to about 80 nm.

25. An integrated circuit, comprising:  
transistors;

15       interconnects formed in dielectric layers located over the transistors that interconnect the transistors to form an operative integrated circuit; and

a thin film resistor device interconnected to the transistors, including:

20       a resistive layer located on a first dielectric layer;

first and second contact pads located on the resistive layer; and

25       a second dielectric layer located over the resistive layer and the first and second contact pads.

26. The integrated circuit as recited in Claim 25 further including a first interconnect that contacts the first contact pad and a second interconnect that contacts the second contact pad.

-22-

27. The integrated circuit as recited in Claim 26 further including interconnect metallization structures wherein the first dielectric layer is located between the interconnect metallization structure and the resistive layer.

28. The integrated circuit as recited in Claim 27 wherein each of the first and second interconnects contact an interconnect metallization structure.

29. The integrated circuit as recited in Claim 26 wherein the first and second contact pads each have a width that is about 3000 nm greater than a width of at least one of the first and second interconnects.

30. The integrated circuit as recited in Claim 26 wherein the first and second interconnects comprise aluminum.

31. The integrated circuit as recited in Claim 30 wherein the first and second interconnects comprise a titanium/titanium nitride/aluminum/titanium nitride stack.

32. The integrated circuit as recited in Claim 25 wherein the resistive layer includes tantalum nitride.

33. The integrated circuit as recited in Claim 32 wherein the resistive layer further includes tantalum pentoxide.

34. The integrated circuit as recited in Claim 25 wherein the first and second contact pads comprise a titanium/platinum stack.

35. The integrated circuit as recited in Claim 34 wherein the titanium/platinum stack includes titanium nitride located there between.


36. The integrated circuit as recited in Claim 25  
5 wherein the resistive layer has a thickness ranging from about 20 nm to about 80 nm.

37. The integrated circuit as recited in Claim 25 wherein the transistors form part of a complementary metal oxide semiconductor (CMOS) device, bipolar device or BiCMOS  
10 device.



1/16

FIG. 1




2/16


200



*FIG. 2*




3/16

*FIG. 3*


4/16

*FIG. 4*




5/16

FIG. 5




6/16

*FIG. 6*


7/16

FIG. 7



8/16


*FIG. 8*






9/16

FIG. 9




10/16

FIG. 10




11/16

*FIG. 11*


12/16

FIG. 12




13/16

FIG. 13




14/16

*FIG. 14*

15/16

FIG. 15







# INTERNATIONAL SEARCH REPORT

International Application No

PCT/US 00/19010

## A. CLASSIFICATION OF SUBJECT MATTER

IPC 7 H01L21/02 H01L23/532 H01L27/06 H01L21/768 H01C7/00  
H01C17/075

According to International Patent Classification (IPC) or to both national classification and IPC

## B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 7 H01L H01C

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, PAJ

## C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	DE 197 48 847 A (DENSO CORP) 7 May 1998 (1998-05-07)  column 1, line 3 - line 6 column 4, line 10 - line 44 column 5, line 17 - line 35 column 5, line 59 - column 6, line 29; figure 1 column 8, line 48 - column 10, line 29; figures 8-14 column 10, line 50 - column 11, line 40	1-4, 6, 12-16, 18, 24-28, 30, 36
Y		5, 7-11, 17, 19-23, 29, 31-35
A		37
	-/-	

☒ Further documents are listed in the continuation of box C.

☒ Patent family members are listed in annex.

### \* Special categories of cited documents:

\*A\* document defining the general state of the art which is not considered to be of particular relevance

\*E\* earlier document but published on or after the international filing date

\*L\* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

\*O\* document referring to an oral disclosure, use, exhibition or other means

\*P\* document published prior to the international filing date but later than the priority date claimed

\*T\* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

\*X\* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

\*Y\* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

\*A\* document member of the same patent family

Date of the actual completion of the international search

7 December 2000

Date of mailing of the international search report

20/12/2000

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2  
NL - 2280 HV Rijswijk  
Tel (+31-70) 340-2040, Tx. 31 651 epo nl,  
Fax (+31-70) 340-3016

Authorized officer

Klopfenstein, P

# INTERNATIONAL SEARCH REPORT

Intern. Patent Application No.

PCT/US 00/19010

## C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	<p>US 4 975 386 A (RAO RAMAN K) 4 December 1990 (1990-12-04)</p> <p>column 1, line 20 - line 34 column 1, line 53 - line 58 column 2, line 22 - column 3, line 3; figure 1</p>	<p>1-4,6, 13-16, 18, 25-28, 30,37</p>
Y		5,17,29
Y	<p>PATENT ABSTRACTS OF JAPAN vol. 1999, no. 08, 30 June 1999 (1999-06-30) -&amp; JP 11 087264 A (ASAHI KASEI MICRO SYST KK), 30 March 1999 (1999-03-30) abstract</p>	7,19,31
Y	<p>PATENT ABSTRACTS OF JAPAN vol. 014, no. 073 (E-0887), 9 February 1990 (1990-02-09) &amp; JP 01 291401 A (FUJI ELELCTROCHEM CO LTD), 24 November 1989 (1989-11-24) abstract</p>	8,9,20, 21,32,33
Y	<p>US 5 310 695 A (SUZUKI YASUYUKI) 10 May 1994 (1994-05-10)</p> <p>column 2, line 8 - line 42 column 3, line 3 - line 41; figures 3A-3G</p>	10,11, 22,23, 34,35
A		1-4, 13-16, 25-28
X	<p>US 5 030 588 A (HOSAKA TAKASHI) 9 July 1991 (1991-07-09)</p> <p>column 2, line 59 - column 4, line 13; figures 1A-1G column 4, line 45 - line 59</p>	1-4,6, 13-16, 18, 25-28, 30,37

# INTERNATIONAL SEARCH REPORT

Information on patent family members

Intern. Patent Application No

PCT/US 00/19010

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
DE 19748847 A	07-05-1998	JP 10144866 A	29-05-1998
US 4975386 A	04-12-1990	EP 0506710 A	07-10-1992
		JP 5504867 T	22-07-1993
		WO 9110260 A	11-07-1991
JP 11087264 A	30-03-1999	NONE	
JP 01291401 A	24-11-1989	NONE	
US 5310695 A	10-05-1994	JP 5082519 A	02-04-1993
US 5030588 A	09-07-1991	JP 1255264 A	12-10-1989
		KR 138914 B	01-06-1998

**This Page is Inserted by IFW Indexing and Scanning  
Operations and is not part of the Official Record**

**BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☐ **BLACK BORDERS**
- ☐ **IMAGE CUT OFF AT TOP, BOTTOM OR SIDES**
- ☐ **FADED TEXT OR DRAWING**
- ☐ **BLURRED OR ILLEGIBLE TEXT OR DRAWING**
- ☐ **SKEWED/SLANTED IMAGES**
- ☐ **COLOR OR BLACK AND WHITE PHOTOGRAPHS**
- ☐ **GRAY SCALE DOCUMENTS**
- ☒ **LINES OR MARKS ON ORIGINAL DOCUMENT**
- ☒ **REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY**
- ☐ **OTHER:** \_\_\_\_\_

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.**